Hola, se usa SystemVerilog o Verilog en el lab? , segun veo cambia un poco la syntaxis -------------- next part -------------- An HTML attachment was scrubbed... URL: <http://listas.inf.utfsm.cl/pipermail/labit/attachments/20180725/5664d06e/attachment.html>